






FIG. 1






































FULL MODEL METHOD	3 TREATMENTS	NOT SENSITIVE TO JOG	N/A	READY	MEMORY AND LOGIC NEED TO MEMORY AND LOGIC CAN BE BE TREATED IN TWO PASSES HANDLE IN ONE PASS
RULE-BASED (EXISTING)	4 TREATMENTS	SENSITIVE TO JOG	NEGATIVE SERIF (WD/DP)	READY	MEMORY AND LOGIC NEED T BE TREATED IN TWO PASSES
LAYOUT CONVERSION & OPC METHOD	TREATMENT STEPS	900	2D CORNER	GATE SHRINK	DEVICE TYPE

FIG. 13




FIG. 14